Approved for use through 10/31/2002, OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449B/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Complete if Known

Application Number 10/010,674

Filling Date November 30, 2001

First Named Inventor Chatterjee, Chanchal

Art Unit 2621 9 94

Examiner Name Unassigned CHAT DO

Attorney Docket Number 018926-008900US

(use as many sheets as necessary)

Sheet

| · | | OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS | | | | | | |
|------------------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|--|--|--|--|--|
| Examiner Initials * | Cite No.1 | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | τ: | | | | | |
| CD | A | *IA-32 Intel® Architecture Software Developer's Manual, Vol. 1: Basic Architecture*, Intel Corporation, P.O. Box 7641, Mt. Prospect IL 60056-7641, pp. iii to xii, 10-1 to 10-20, 11-1 to 11-36, (2002) | | | | | | |
| CD | В | "IA-32 Intel® Architecture Software Developer's Manual, Vol. 2. Instruction Set Reference", Intel Corporation, P.O. Box 7641, Mt. Prospect IL 60056-7641, pp. iii to xiii, 3-545 to 3-547, 3-578 to 3-580, 3-639 to 3-641, (2002) | | | | | | |
| · CD | С | "Information technology - Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s - Part 2: Video", ISO/IEC Copyright Office, Case Postale 56, CH1211 Genève 20, Switzerland, pp. ii, 1-17, 51-57, 77-105, (1993) | | | | | | |
| 01) | D | "VR5432 64-Bit MIPS® RISC Microprocessor", Vol. 2, NEC Electronics Inc., U.S.A., pp. iii-xiii, 677-683, (2000) | | | | | | |
| , | E | | | | | | | |
| | F | | | | | | | |
| : | G | | | | | | | |
| | - Н | | | | | | | |
| | l | | | | | | | |
| • | J | • | | | | | | |
| | к | | | | | | | |

| | <u> </u> | | | | |
|-----------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|----|-------|
| Examiner Signature | | 2 | Date Considered | 8/ | 18/04 |
| | | The same of the sa | | | |

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents. Washington, DC 20231.

SF 1341338 v1

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.